

ABSTRACT

- This MPW Chip design for MV-HEVC decoder using wide band data rate. As a video processor, HEVC is a standard in mobile and other industry. Multiview also require in sports area. However, the video data is pretty generous size and it need a high-speed interface from camera to processor.
- We designed IO pad with delay cells to resolve the timing issue. In addition, internal registers were controlled using I2C block and external memory controllers are designed due to lack of internal memory capacity. The implementation of the algorithm made the chip through **the Samsung 65nm foundry process.**

BACKGROUND

MV - HEVC




Fig. 1 MV – HEVC Block Diagram

- When the image data enters the bit-stream, it is processed through the entropy Decoder and then buffered again before processing IDCT, Motion Composition. The image data processed in such a way is eventually restored via Deblocking and SAO. High capacity memory is essential for intermediate storage of image data here.

Delay Control Unit




Fig. 2 Delay Cell Block Diagram & Simulation

- **Delay cell** was added as shown in Figure to solve the timing violation, which can occur even in the same data input in real chip operation. This can be controlled using a total of 128 layers and adjusted up to 40 ns.
- In this Chip, **I2C Slave** were designed inside simultaneously to control registers that required initial setting and monitor the condition of the chip according to the situation.

ACKNOWLEDGE

- The chip fabrication was supported by the IC Design Education Center(IDEC), Korea.

CHIP DIAGRAM

CHIP-DIAGRAM




Fig. 4. Chip Block Diagram

- Setting the initial decoding register using I2C
- Input Data Timing arrange Using Delay Cell
- MV-HEVC Decoding & Load external memory
- Check Output Data
- Output Data Timing arrange with Delay Cell

Test Environment




Fig. 4. Test Diagram & Test Environment

1. Perform the required initial setup between decoding using i2c on the soc board (1).
2. Use FMC cable to send an encoding image stored in the SD card.
3. Process all decoding operations inside the chip & load external memory
4. Output the decoded image data as a chip from the soc board (2), in HDMI.

RESULT

Unit [Ⓐ]	Synthesis [Ⓐ]	Place & Route [Ⓐ]
Unit Delay cell [Ⓐ]	10.24 um ² [Ⓐ]	13.312 um ² [Ⓐ]
Memory Control [Ⓐ]	276.48 um ² [Ⓐ]	365.23 um ² [Ⓐ]
Delay Control [Ⓐ]	792.32 um ² [Ⓐ]	117.1712 um ² [Ⓐ]

This work	This Work	[4]
Process	65 nm	130 nm
Period	200 ps	340 ps

Unit	clk	1 time	16bit/16MB	16bit/32MB
Read	4	200 ns	2 s	4 s
Write	5	250 ns	1.6 s	3.2 s

Fig. 4.1. Delay Cell & Memory Control Table

Unit	Power
Core Power	4.0738 mW
Leakage Power	0.6719 mW

Fig. 4.2. Chip Operation Power

• PIPP 640x480				• PIPP 1024 X 768			
Sequence	QP	Bit rate (Mbps)	PSNR	Sequence	QP	Bit rate (Mbps)	PSNR
<i>Our sequence</i> <i>440 x 480</i>	25	224.54	36.73	<i>Reference</i> <i>1024 X 768</i>	25	448.12	32.28
	30	224.54	40.55		30	279.97	34.5
	35	241.18	42.97		35	319.89	35.57
	40	227.13	46.12		40	565.7	37.63
				<i>Arado</i> <i>1024 X 768</i>	25	349.7	32.3
					30	443.9	35.13
					35	290.1	36.89
					40	207.3	38.26
				<i>Nonsequence</i> <i>1024 X 768</i>	25	328.6	35.97
					30	319.2	37.63
					35	300.4	38.48

Fig. 4.3. Resolution Table

CONCLUSION

- Due to the nature of video processing, many of the memory was used, and many of the constraints were followed, so we tried to solve this problem by using external memory. However, due to limitations in operating frequency of external memory, real-time computational processing with high resolution was somewhat difficult as it fell from the originally intended operating speed. Therefore, the process of amending and supplementing this part is necessary.