

## MV – HEVC Chip Design using Memory & Delay Control Circuit

Sang-Un Park<sup>1</sup>, Wei Liu<sup>2</sup>, Soon-Yong Kwon<sup>3</sup>, Yong-Beom Cho\* Department of Electronics Engineering, Konkuk University E-mail:kos8108@konkuk.ac.kr,liuwei1108@konkuk.ac.kr,famltljm@konkuk.ac.kr,ybcho@konkuk.ac.kr

## ABSTRACT

• This MPW Chip design for MV-HEVC decoder using wide band data rate. As a video processor, HEVC is a standard in mobile and other industry. Multiview also require in sports area. However, the video data is pretty generous size and it need a high-speed interface from camera to processor.

## CHIP DIAGRAM

• We designed IO pad with delay cells to resolve the timing issue. In addition, internal registers were controlled using I2C block and external memory controllers are designed due to lack of internal memory capacity. The implementation of the algorithm made the chip through **the Samsung 65nm foundry process**.

# BACKGROUND

#### MV - HEVC Deblocking IDCT Bit-Stream CTU CABAC CTU Buffer -Buffer Entropy Decoder Motion: SAO Compensation

## **CHIP-DIAGRAM**



Fig. 4. Chip Block Diagram

Test Environment





- Setting the initial decoding register using I2C
- Input Data Timing arrange Using Delay Cell
- MV-HEVC Decoding & Load external memory
- Check Output Data
- Output Data Timing arrange with Delay Cell
  - Perform the required initial setup between decoding using i2c on the soc board (1).
  - 2. Use FMC cable to send an encoding image stored in the SD card.

Memory

Video ou

### Fig. 1 MV – HEVC Block Diagram

• When the image data enters the bit-stream, it is processed through the entropy Decoder and then buffered again before processing IDCT, Motion Composition. The image data processed in such a way is eventually restored via Deblocking and SAO. High capacity memory is essential for intermediate storage of image data here.

## Delay Control Unit



### Fig. 4. Test Diagram & Test Environment

### 3. Process all decoding operations inside the chip & load external memory

4. Output the decoded image data as a chip from the soc board (2), in HDMI.

## RESULT

Table 1 Delay Cell Size←			
Unit⇔	Synthesis⇔	Place & Route⊖	
Unit Delay cell⊖	10.24 um² <sup>,</sup>	13.312 um <sup>2</sup> ↩□	
Memory Control↩	276.48 um²↩	365.23 um <sup>2</sup> ↩	
Delay Control↩	792.32 um ²↩	117.1712 um <sup>2</sup> ↩	

### Table 2 compare delay step

This work↩	This Work⇔	[4]↩
Process↩	65 nm <sup>⇔</sup>	130 nm↩ 🔤
Period⇔	200 <u>ps</u> ⇔	340 <u>ps</u> ⊖

#### Table 3 Read/Write Time

Unit∉	clk⇔	l time≓	l6bit/l6MB∉	16bit/32MB∉	
Read⇔	4	200 ns⊖	2 s≓	4 s≓	. 1
Write∈	5¢	250 ns≓	1.6 s⇔	3.2 s≓	

Table 4 Oper	ration Power⊌	
Unit≓	Power₽	÷
Core Power≓	4.0738 m₩	e
Leakage Power₽	0.6719 mW⊬	÷ _
	÷	
Fig. 4.2. Chip C	<b>Operation</b> Pov	ver

#### • PIPP, 640x480 • PIPP, 1024 X 768

Seq

Sequence	QP	Bit-rate (kbps)	FPS	Sequence	QP	Bit-rate (kbps)	FPS
	25	2558.52	36.73		25	4861.2	12.28
Our sequence	30	1241.94	40.55	Balloons	30	2359.7	14.5
640 x 480	35	547.78	42.97	1024 x 768	35	1040.8	15.57
	40	297.73	46.12		40	565.7	17.63
					25	1462.7	13.23
				Kendo	30	643.9	15.13
				1024 x 768	35	350.2	16.89
					40	207.3	18.28
					25	3246.0	15.97
				Newspaper	30	1232.7	17.63
				1024 x 768	35	590.4	18.68
					40	307.8	20.05





Fig. 2 Delay Cell Block Diagram & Simulation

- **Delay cell** was added as shown in Figure to solve the timing violation, which can occur even in the same data input in real chip operation. This can be controlled using a total of 128 layers and adjusted up to 40 ns.
- In this Chip, **I2C Slave** were designed inside simultaneously to control registers that required initial setting and monitor the condition of the chip according to the situation.

### Fig. 4.1. Delay Cell & Memory Control Table

Fig. 4.3. Resolution Table

## CONCLUSION

• Due to the nature of video processing, many of the memory was used, and many of the constraints were followed, so we tried to solve this problem by using external memory. However, due to limitations in operating frequency of external memory, real-time computational processing with high resolution was somewhat difficult as it fell from the originally intended operating speed. Therefore, the process of amending and supplementing this part is necessary.

### ACKNOWLEDGE

The chip fabrication was supported by the IC Design Education Center(IDEC), Korea.

This work was supported by Institute of Information & communications Technology Planning & Evaluation (IITP) grant funded by the Korea government(MSIT)

